Partner Interview
Published July 3, 2025
Synopsys: AI’s Intelligence Layer & EDA Moat Disruption
inpractise.com/articles/synopsys-ais-intelligence-layer-and-eda-moat-disruption
Executive Bio
Former SVP at Synopsys
Interview Transcript
Disclaimer: This interview is for informational purposes only and should not be relied upon as a basis for investment decisions. In Practise is an independent publisher and all opinions expressed by guests are solely their own opinions and do not reflect the opinion of In Practise.
This is a snippet of the transcript.to get full access.
That's interesting. Why is there such a disparity? Why are there so many more verification engineers? You're saying there are three times more engineers dedicated to verification than all other design steps combined, correct?
Yes, the reason is manual work. There is no manual work involved in the designing except debugging, changing the constraints, rerunning, and all that. On the implementation side, there are very established tool flows, whether you use Cadence or Synopsys, to go through the whole process from RTL to gate to transistor to layout and then the mask. Obviously, with the advanced node, it brings some complexity and expertise that is needed. But on the verification side, massively parallel RTL coding for different blocks by distributing it, verifying each of the blocks by generating test vectors. Some of them are automated, some are directed because you need to know what the block has to do, then repeatedly run simulation, emulation, and static verification. All that to find bugs. There's no point in spending money on using the implementation licenses until you have 95%, 96% coverage of the RTL. That's why. And by the way, when we talk about AI, we will discuss how that is changing.
This is a snippet of the transcript.to get full access.
I understand that there are significant barriers around Synopsys and Cadence. They're deeply entrenched in the workflow. What I'd like to better understand is how technically difficult it would be to create a competing EDA tool in areas like logic synthesis or placement and routing. What makes it so technically challenging?
This is the biggest secret in our industry. Over the last 20 to 30 years, Synopsys and Cadence have accumulated literally thousands of designs from their customers, which are not the latest versions. All our releases, whether it's VCS, Design Compiler, or Fusion, must pass 100% of all previous test cases. We have designs from AMD, like K7, K5, K7, and Intel Xeon. Startups don't have that luxury. To create a high-quality placement tool, even though they're smart and can use AI and algorithms as well as anyone else, they can't validate it until they go to the customer. That's why Synopsys and Cadence are hard to displace, even Mentor Siemens in certain areas.
Free Sample of 50+ Interviews
Sign up to test our content quality with a free sample of 50+ interviews.
Or contact sales for full access
Related Content

TSMC: Hybrid Bonding & Advanced Packaging Adoption and Bottlenecks
Former Executive at Qualcomm

TSMC: Supply Over Price
Former Senior Executive at Qualcomm

The Trade Desk: Strategic Value of Ventura OS
Former Product Lead, Ventura CTV OS at The Trade Desk

Booking Holdings: OTA Model & Agentic AI
Former VP at Booking Holdings
© 2024 In Practise. All rights reserved. This material is for informational purposes only and should not be considered as investment advice.